



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application) PATENT APPLICATION
Inventor(s): Zoran Krivokapic)
Matthew Buynoski)
SC/Serial No.: Unknown)
Filed: Herewith)
Title: SELF-ALIGNED TRIPLE GATE) Customer No. 23910
SILICON-ON-INSULATOR (SOI) DEVICE)

CERTIFICATE OF MAILING BY "EXPRESS MAIL" UNDER 37 C.F.R. §1.10

"Express Mail" mailing label number: EL 622 698 214 US
Date of Mailing: November 13, 2000

I hereby certify that this correspondence is being deposited with the United States Postal Service, utilizing the "Express Mail Post Office to Addressee" service addressed to Box PATENT APPLICATION, Commissioner for Patents, Washington, DC 20231 and mailed on the above Date of Mailing with the above "Express Mail" mailing label number.

Matthew A. Mahling (Signature)
Matthew A. Mahling
Signature Date: November 13, 2000

UTILITY PATENT APPLICATION TRANSMITTAL LETTER UNDER 37 C.F.R. §1.53(b)

Box PATENT APPLICATION
Commissioner for Patents
Washington, DC 20231

Sir:

Transmitted herewith for filing is the patent application identified as follows:

Inventor(s): Zoran Krivokapic, Matthew Buynoski
Title: SELF-ALIGNED TRIPLE GATE SILICON-ON-INSULATOR (SOI) DEVICE
No. of pages in Specification: 20; No. of Claims: 21.
No. of Sheets of Drawings: 7; Formal: , Informal: X.

Also enclosed are:

X A Declaration.

X An Assignment and Recordation Form Cover Sheet.

The filing fee pursuant to 37 C.F.R. §1.16 is determined as follows:

No. Filed	No. Extra	Rate Small Entity/ Other Than Small Entity		
Basic Fee		\$355.00 \$710.00	=	\$710.00
Total Claims <u>21</u> - 20	= <u>1</u> * X	\$ 9.00 \$ 18.00	=	\$ 18.00
Independent Claims <u>2</u> - 3	= <u>0</u> * X	\$ 40.00 \$ 80.00	=	\$ -0-
First Presentation of Multiple Dependent Claim(s) <u> </u>		\$135.00 \$270.00	=	\$
		Total	=	\$728.00

*If the difference is less than zero, enter "0".

 Please charge Deposit Account No. 06-1325 in the amount of \$. A duplicate copy of this authorization is enclosed.

X A check in the amount of \$768.00 to cover the filing fee (\$728.00), and assignment recording fee (\$40.00), if applicable, is enclosed.

X The Commissioner is hereby authorized to charge underpayment of any additional fees (including those listed below) or credit any overpayment associated with this communication to Deposit Account No. 06-1325. A duplicate copy of this authorization is enclosed.

X Any additional filing fees under 37 C.F.R. §1.16.

X Any patent application processing fees under 37 C.F.R. §1.17.

This application is filed pursuant to 37 C.F.R. §1.53(b) in the name of the above-identified Inventors.

— This application claims priority to an earlier-filed Provisional patent application,
as set forth more fully in this application.

Please direct all correspondence concerning the above-identified application to the
following address:

Martin C. Fliesler
FLIESLER, DUBB, MEYER & LOVEJOY LLP
Four Embarcadero Center, Suite 400
San Francisco, California 94111-4156
Telephone: (415) 362-3800

Respectfully submitted,

Date: 11/13/2000

By: 
Larry E. Vierra
Reg. No. 33,809

FLIESLER, DUBB, MEYER & LOVEJOY LLP
Four Embarcadero Center, Suite 400
San Francisco, California 94111-4156
Telephone: (415) 362-3800

SELF-ALIGNED TRIPLE GATE SILICON-ON-INSULATOR (SOI)
DEVICE

INVENTORS


Zoran Krivokapic
Matthew Buynoski

**CERTIFICATE OF MAILING BY "EXPRESS MAIL"
UNDER 37 C.F.R. § 1.10**

"Express Mail" mailing label number: **EL 622 698 214 US**

Date of Mailing: November 13, 2000

I hereby certify that this correspondence is being deposited with the United States Postal Service, utilizing the "Express Mail Post Office to Addressee" service addressed to **Box PATENT APPLICATION, Assistant Commissioner for Patents, Washington, D.C. 20231** and mailed on the above Date of Mailing with the above "Express Mail" mailing label number.


Matthew A. Mahling

Signature Date: November 13, 2000

SELF-ALIGNED TRIPLE GATE SILICON-ON-INSULATOR (SOI) DEVICE

INVENTORS

Zoran Krivokapic
Matthew Buynoski

BACKGROUND OF THE INVENTION

Field of the Invention

The invention relates to a structure and a method for constructing a triple-gate transistor device, particularly a triple-gate transistor.

Description of the Related Art

Multiple-gate transistors have a number of different uses. However, construction of vertical multiple-gate devices has always been somewhat difficult, given alignment problems between the gates used in the device.

Figure 1 shows a cross-sectional view of a double-gate device formed on a silicon substrate 10 having a top gate 12 and a bottom gate 14 formed in a buried oxide layer 16. Construction of gates 12 and 14 in this stacked type of device leads to alignment problems between the vertically separated top and bottom gates 12 and 14, respectively. In addition, care must be taken to provide ample connectivity for gate 14.

Simplification and self-alignment in semiconductor processing

methods is constantly advantageous. Hence a method which provides a simplified method for forming a multiple-gate device would be advantageous.

5

SUMMARY OF THE INVENTION

The invention, roughly described, comprises a self-aligned transistor.

The transistor includes a first silicon portion on an isolation layer, the silicon portion having formed therein a source region and a drain region separated by a channel region. The channel region has a first side and a second side and a top portion, and a gate oxide surrounds the channel on said first side, second side and top portion. A first, a second and a third silicon gate regions are positioned in a second silicon portion surrounding the first silicon portion about the first side, second side and top portion and the channel region.

15 In a further embodiment, the invention comprises a method for manufacturing a transistor device. The method for manufacturing includes the steps of: providing a substrate having a buried oxide region; depositing a first nitride mask layer having a pattern overlying a silicon region; forming a trench in said substrate with a depth to said buried oxide; depositing a conformal oxide in said trench; forming vias in said conformal oxide adjacent to said silicon region and removing a portion of said first nitride mask to expose a portion of said silicon region; depositing polysilicon in

said vias and on said portion of said silicon region; and implanting an impurity into exposed portions of polysilicon in said trench and of said silicon-on-insulator substrate underlying said second nitride layer.

5

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described with respect to the particular embodiments thereof. Other objects, features, and advantages of the invention will become apparent with reference to the specification and drawings in which:

10

Figure 1 is a cross-section diagram of a stacked gate double-gate device.

Figures 2-10 show cross-sections of a first embodiment of a semiconductor device formed in accordance with the present invention at various points in the manufacturing process, wherein:

15

Figures 2A-10A show a plan view of a series of steps utilized in constructing the device;

Figures 2B-10B show a first cross-section along lines X-X' (represented in Figure 2A) in each of the corresponding figures 2A-10A and 2C-10C; and

20

Figures 2C-10C show a cross-section along line Y-Y' (represented in Figure 2A) in corresponding Figures 2A-10A and 2C-10C.

Figure 11 is a cross-section of a second embodiment of the device

of the present invention.

Figures 12-16 show cross-sections of a second embodiment of a semiconductor device formed in accordance with the present invention at various points in the manufacturing process, wherein:

5 Figures 12A-16A show a plan view of a series of steps used in constructing a second embodiment of the device;

Figures 12B-16B show a first cross-section along lines X-X' (represented in Figure 12A) in each of the corresponding figures 12A-16A and 12C-16C; and

10 Figures 12C-16C show a cross-section along line Y-Y' (represented in Figure 12A) in corresponding Figures 12A-16A and 12C-16C.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

15 The present invention provides in one embodiment a unique structure for a double-gate transistor device, and specifically a double-gate silicon-on-insulator device. Moreover, a novel method of constructing the device is provided. In an alternative embodiment, a three-sided gate device, and a method for making the device, is disclosed.

20 It should be recognized that while the devices are described herein with respect to construction as a silicon-on-insulator device, the silicon-on-insulator devices may be formed on any number of methods including bonding a handle wafer to a device wafer, implanting an oxide layer deep

within a bulk silicon substrate, or deposited polysilicon on an oxide layer, or any of a number of well-known silicon-on-insulator construction techniques. It should be further recognized that while a silicon-on-insulator substrate is described, other types of substrates including germanium-on-insulator are
5 equally contemplated as being within the scope of the constructed techniques and the structure taught herein.

Each of Figures 2-10 shows a plan view (Figures 2A-10A), a first cross-section 2B-10B along the perspective X-X' (illustrated in Figure 2A), and a second cross-section 2C-10C along line Y-Y' (illustrated in Figure
10 2A), of the device under construction in accordance with a first embodiment of the method of the present invention. Each Figure 2-10 shows the device in that Figure at a single point in time during construction such that, for example, each Figure 2A, 2B, 2C are three perspectives at the same point in time.

15 Figure 2A is a plan view of a silicon-on-insulator substrate 100 having, for example, a device wafer 102, a buried oxide layer 104, and a handle wafer 106 bonded to the device wafer 102 via oxide 104. The particular method of construction of the silicon-on-insulator substrate is not germane to the scope of the present invention. Nevertheless, for
20 convention, the terms "device layer," "buried oxide" and "handle wafer" will be used without intending to limit the nature of the substrate's construction.

As shown in Figures 2B and 2C, initially, an oxide layer 112 having

a thickness of about 5-15 nanometers is formed on the surface of substrate 100. Next, a nitride mask layer 110 having a thickness of approximately 100-190 nanometers is deposited on the surface of device substrate 102. Nitride mask layer 110 will be utilized as a mask for a silicon etch performed in device layer 102. Nitride layer 110 may be formed by any number of known processes including, for example, low pressure chemical vapor deposition (LPCVD), which forms a blanket layer of nitride across the surface of the wafer, which is then subsequently patterned to form the nitride mask shape shown in Figure 2A by applying a resist mask (not shown), patterning the mask, and etching the nitride layer. Nitride layer 110 is formed to a thickness which is sufficient to protect the underlying polysilicon and oxide layers during the subsequent processing described herein. In one embodiment, the first nitride will be twice as thick as a second nitride shown as applied in Figure 7. In accordance with the invention, the nitride layers are etched twice during silicon processing and must withstand this etching to protect the underlying device areas as discussed below.

As shown in Figures 3A-3C, a silicon etch removes selected portions of the device layer 102 down to buried oxide layer 104. The silicon etch may be performed by well-known techniques including reactive ion etching or any directional etch technique, to generate a high aspect ratio trench 120 surrounding silicon 122.

In accordance with the invention, the width W of the silicon 122 as shown in Figure 3B is defined based on the width W of the nitride layer 110, and the dimensions of the device which are ultimately to be achieved. As will be understood from the following descriptions, the width of the transistor device formed in accordance with the invention will be determined by the vertical thickness of the silicon 122 (e.g. the thickness of device layer 102), the length of the device by the length of a second nitride layer deposited as discussed below with respect to Figure 7 in the Y-Y' direction, and the width "W" of the nitride 110 which ultimately controls the distance between the first and second gates.

As shown in Figures 4A, 4B, 4C, following the trench etch, a sacrificial oxide 125 is provided on silicon 122 to clean the sidewalls 120a, 120b of the silicon 122 so that the subsequent gate oxide will have a conformal and aligned growth, and thereby provide a high quality oxide for the transistor device subsequently formed. This sacrificial oxide will consume a portion of silicon 122 and will narrow the effective distance between the first and second gates. Because of this oxidation step and the gate oxidation step hereinafter described, the width W of silicon 122 can be formed to a minimum of approximately 20 nanometers (following oxidation), at which point oxidation stress will negatively impact the functioning of the device. Thus, for example, if the desired final silicon width W in the silicon 122 is to be 30 nanometers, the width W of the nitride 110 must be 50

nanometers to accommodate both the sacrificial and the gate oxide; for an initial width W of 70 nanometers, the second nitride 155 will have to be larger than 80 nanometers; for a width of 120 nanometers, the second nitride 155 will have to be larger than 170 nanometers. It should be understood that the definition of width W limits the channel length (in the Y-Y' direction) required in order to fully deplete the channel. In addition, buried oxide 104 must be thick enough to withstand subsequent oxide removals in the channel 120.

Figures 5A-5C show the device following the sacrificial oxide cleaning step. Subsequent to the oxide cleaning step, a gate oxide will be thermally grown in the trench along the silicon walls 120a, 120b. While conformal oxide formation processes may be used to form gate oxide 130, thermal oxidation generally provides better gate oxides than deposited oxide processes. Gate oxide 130 can be grown by immersing the substrate 100 as shown in Figures 5A-5C in an oxygen ambient and heating the substrate for a period of approximately two minutes to grow the gate oxide to a thickness of approximately 1.2-1.7 nanometers. It should be recognized that the thickness of the gate oxide will depend upon the dimensions of the double gate transistor being formed, and particularly the width W of the trench. Alternatively, a nitrated oxide can be used for layer 130, formed by immersing the substrate in a nitrogen and oxygen ambient.

As further shown in Figures 6A-6C, following formation of the gate

oxide 130, the trench is back-filled with a deposited polysilicon 140. The process of depositing polysilicon 140 to fill the trench and subsequently heating polysilicon will result in an oxide layer 145 covering polysilicon 140. As discussed further below, polysilicon 140 will serve as the channel region and source and drain regions for the double-gate transistor of the present invention.

Following the polysilicon fill step, as shown in Figures 7A-7C, a second nitride layer 150 is deposited on the surface of the device wafer 102 to cover the trench area and the polysilicon in the trench.

As shown in Figures 7A-7C, a second nitride layer 155 is deposited and formed to a perpendicular strip (relative to the first nitride layer) as shown in Figure 7A. Nitride 155 may be formed in accordance with the previously-discussed deposition and etch method, or any alternative method suitable for forming the nitride 155 in a pattern as shown in Figures 7A-7C.

For example, a first nitride layer 110 has a thickness of approximately 50-190 nanometers, while a second nitride layer 155 has a thickness of approximately 25-95 nanometers.

As shown in Figures 8A-8C, subsequent to the deposition of the second nitride layer 155, polysilicon regions not underlying the first or second nitride are etched away to isolate the double transistor structure of the present invention. This leaves polysilicon region 140 remaining in the

trench surrounded by gate oxide 120a and 120b and a first 102a and second 102b regions of device wafer 102 which will form the self-aligned double gates of the device of the present invention.

As shown in Figure 9A, a portion of the first nitride layer 110a remains over what will become the channel region of the device of the present invention. At this point, in one embodiment, nitride spacers 142,144 may optimally be provided. In accordance with conventional techniques, a nitride layer may be deposited and etched to form spacers 142,144 prior to the source/drain implant illustrated in Figure 9C.

As shown in Figure 9, a source/drain/gate impurity implant is then performed to form the source and drain regions of the device of the present invention. The implant is such that the nitride 150 covering the channel area prevents implantation of the impurity into the channel region. Depending on the device size and strength of the impurity implant, the nitride 110 may be supplanted by an additional layer of oxide formed between nitride 110 and second nitride 155.

For an N-channel device, arsenic or phosphorous may be deposited to a concentration of approximately $2-4 \times 10^{15}/\text{cm}^2$ at energies of approximately 15-20 KeV (arsenic) or 7-10 KeV (phosphorous). For a P-channel device, boron may be implanted into a concentration of $2-3 \times 10^{15}/\text{cm}^2$ at energies of approximately 1.5-2.5 KeV. Zero degree tilt implants are used for these embodiments. The implants are then

subsequently annealed in a rapid thermal anneal for approximately 5-10 minutes at a temperature of 1000-1025°C.

Finally, as shown in Figure 10, a TEOS oxide may be deposited into the area 160 which has been etched away by the polysilicon etch described with respect to Figure 8 and polished back to the nitride layer 150. The resulting device has gate impurity which is the same species as the source and drain.

It should be recognized that it is possible to fabricate the device so as to have an asymmetric work function (one gate with an N+ doping, the other gate with a P+ doping). One manner of forming asymmetric gates is to in-situ dope the device wafer with, for example, a P+ dopant, and then counter dope only one gate using a mask layer over area 102 or 102b.

Yet another embodiment of the invention is shown in Figure 11. The device in Figure 11 has a gate on three sides of the silicon island 140 which forms the channel of the device shown in Figures 2-10 and in Figures 11, 12-16. The device in Figure 11 is processed in accordance with the method described below, which varies from the first embodiment in that, instead of depositing a second nitride layer, a gate mask is use to form the gate regions as follows.

This process for fabricating the device of Figure 11 is shown in Figures 12A-C to Figures 16A-C. The device in Figure 12 represents the device processed up to the point shown in Figure 3 (following the device

layer etch of Figure 3), but with the exposed (trench) areas filled with TEOS 210. TEOS 210 may be deposited in accordance with well-known techniques such that an upper surface of the TEOS layer reaches the upper surface of nitride 110.

5 Next, as shown in Figures 13A-13C, a gate photoresist 220 mask is deposited over the surface of the structure. Photoresist 220 may be any positive or negative reacting photoresist layer. Following deposition, as shown in Figures 14A-14C, an opening 230 in the photoresist is made of a shape corresponding to that of the second nitride layer shown in the
10 previous embodiment. Processing of the photoresist layer to form opening 230 may be performed in accordance with well-known techniques depending on the type of photoresist layer used.

 Next, as shown in Figures 15A-15C, a directional etch of the TEOS 220 and the first nitride layer opens two vias 240,245 in the substrate, as
15 well as removing the first nitride over the polysilicon 122, exposing the underlying silicon 140. Following via formation, a gate oxide 242 may be grown by immersing the structure in an oxygen-containing atmosphere for two minutes. Following gate oxide growth, a polysilicon fill 250 forms the three-sided gate region 200 out of silicon overlying the silicon island 122.
20 The polysilicon deposition may be in-situ doped with a desired impurity concentration to form the three sided gate structure 200 surrounding island 122.

In one embodiment, where a plurality of transistors are formed on the substrate, all n+ type gates are formed together, and p+ type gates are formed together. First, a p+ device gate mask (such as mask 220) is applied and all via (both 240 and 245) for p+ gate devices are opened using an etch as described above. The p+ device gate mask is then removed. Next, gate oxide (242) is formed in all p+ gate devices and in-situ doped p+ polysilicon (200) is deposited, followed by a chemical mechanical polish of the polysilicon to remove excess polysilicon from the surface of region 200. Next, an n+ gate mask (220) and etch are used to open vias (240,245) for all n+ gate devices, the n+ device gate mask is removed, gate oxide (242) for the n+ gate devices is formed, and in-situ doped n+ type polysilicon is deposited, followed by a polishing step of the n+ type polysilicon to remove excess polysilicon from the surface of region 200. Alternatively, a direct implant and diffusion of a desired impurity may be used in each case. Next, an implantation of impurities, as set forth above with respect to the first embodiment, may be made to complete the source and drain regions.

In another embodiment, if in-situ doped polysilicon is used, the channel area may be opened twice for each device, as opposed to once. First, to form a p-channel device, an etch to open a first side (for example, via 240) may be opened (using a first mask layer 220); a first gate oxide grown, and a first deposition of in-situ p+ impurity doped polysilicon deposited in via 240. This polysilicon is then etched back. Next, a second

via (for example, via 245) may be formed and a second gate oxide grown (which will oxidize the p+ doped polysilicon to prevent counter doping), followed by a deposition of an n+ impurity doped polysilicon. This n+ polysilicon is then polished back. The center gate region may be opened
5 with either via 240 or 245.

The many features and advantages of the present invention will be apparent to one of average skill in the art. The invention forms both gates of a double gate transistor in the same plane as the silicon substrate. Both gates are fully self-aligned. The channel area can be made to a very thin
10 20-nanometer thickness by trench oxidation prior to the trench fill. In contrast, the vertically-aligned double-gate transistor has to obtain a very thin silicon layer by selective epitaxial silicon growth with a lack of thickness control. The thickness of the initial silicon island determines the minimum device width. For larger widths, a device has to be divided into multiple
15 fingers. All such features and advantages are intended to be within the scope of the invention as defined herein by the attached claims.

CLAIMS

What is claimed is:

- 1 1. A self-aligned transistor, comprising:
 - 2 a first silicon portion on an isolation layer, the silicon portion having
 - 3 formed therein a source region and a drain region separated by a channel
 - 4 region, and having a first side and a second side and a top portion;
 - 5 a gate oxide surrounding the channel on said first side, second side
 - 6 and top portion; and
 - 7 a first, a second and a third silicon gate regions surrounding the first
 - 8 silicon portion about the first side, second side and top portion and the
 - 9 channel region.
- 1 2. The transistor of claim 1 wherein said first silicon portion includes an
- 2 N+ source and drain region and a P-type channel region.
- 1 3. The transistor of claim 2 wherein said first portion is formed of
- 2 contiguous deposited polysilicon.
- 1 4. The transistor of claim 3 wherein said second portion is formed of
- 2 contiguous deposited polysilicon.
- 1 5. The transistor of claim 3 wherein said first gate, second gate, and

2 third gate have an N+ dopant concentration matching the source and drain
3 regions.

1 6. The transistor of claim 3 wherein said first gate region has an N+
2 doping and the second gate region has a P+ doping.

1 7. The transistor of claim 1 wherein said isolation layer comprises a
2 buried oxide region of a silicon-on-insulator substrate.

1 8. The transistor of claim 7 wherein said first silicon portion, first gate,
2 and second gate are formed in a contiguous horizontal plane in said silicon-
3 on-insulator substrate.

1 9. The transistor of claim 1 wherein said first silicon portion has a width
2 in a range between 20 nanometers and 150 nanometers.

1 10. The transistor of claim 1 wherein a gate oxide separates said first
2 and second silicon portions.

1 11. The transistor of claim 1 wherein said gate oxide has a thickness of
2 between 1.2-1.7 nanometers.

1 12. The transistor of claim 1 wherein the first and second polysilicon
2 regions are surrounded by a conformal oxide.

1 13. A method for manufacturing a dual gate transistor device,
2 comprising:

3 (a) providing a substrate having a buried oxide region;

4 (b) depositing a first nitride mask layer having a pattern overlying
5 a silicon region;

6 (c) forming a trench in said substrate with a depth to said buried
7 oxide;

8 (d) depositing a conformal oxide in said trench;

9 (e) forming vias in said conformal oxide adjacent to said silicon
10 region and removing a portion of said first nitride mask to expose a portion
11 of said silicon region;

12 (f) depositing polysilicon in said vias and on said portion of said
13 silicon region; and

14 (g) implanting an impurity into exposed portions of polysilicon in
15 said trench and of said silicon-on-insulator substrate underlying said second
16 nitride layer.

1 14. The method of claim 13 wherein said step (c) is performed by:
2 depositing a nitride mask layer; forming a trench window in said nitride

3 mask layer; and etching said substrate to expose said buried oxide.

1 15. The method of claim 13 wherein said step (d) is performed by:
2 depositing a TEOS layer to fill the trench to a level equivalent to said first
3 nitride mask layer.

1 16. The method of claim 13 wherein said step (e) comprises: depositing
2 a gate layer; and
3 etching the vias and the first nitride layer through an opening formed
4 in said gate layer.

5 17. The method of claim 13 wherein said step (f) comprises implanting
6 arsenic at an energy of 15-20 KeV with a zero degree tilt to provide a
7 concentration of $2-4 \times 10^{15}/\text{cm}^2$.

1 18. The method of claim 13 wherein said step (f) comprises depositing
2 phosphorous at an energy of 7-10 KeV with a zero degree tilt to provide a
3 concentration of the impurity in a range of $2-4 \times 10^{15}/\text{cm}^2$.

1 19. The method of claim 13 wherein said step (f) comprises depositing
2 boron at an energy of 1.5-2.5 KeV with a zero degree tilt to provide a
3 concentration of the impurity in a range of $2-3 \times 10^{15}/\text{cm}^2$.

1 20. The method of claim 13 further including the step, between steps (f)
2 and (g), of:
3 polishing the polysilicon and substrate.

1 21. The method of claim 13 further including the step, between said
2 steps (e) and (f), of:
3 growing a gate oxide about the silicon region in said vias.

ABSTRACT

A self-aligned transistor including a first silicon portion on an isolation layer, the silicon portion having formed therein a source region and a drain region separated by a channel region. The channel region has a first side and a second side and a top portion, and a gate oxide surrounds the

5 channel on said first side, second side and top portion. A first, a second and a third silicon gate regions are positioned in a second silicon portion surrounding the first silicon portion about the first side, second side and top portion and the channel region.

Also disclosed is a method for manufacturing a transistor device.

- 10 The method for manufacturing includes the steps of: providing a substrate having a buried oxide region; depositing a first nitride mask layer having a pattern overlying a silicon region; forming a trench in said substrate with a depth to said buried oxide; depositing a conformal oxide in said trench; forming vias in said conformal oxide adjacent to said silicon region and
- 15 removing a portion of said first nitride mask to expose a portion of said silicon region; depositing polysilicon in said vias and on said portion of said silicon region; and implanting an impurity into exposed portions of polysilicon in said trench and of said silicon-on-insulator substrate underlying said second nitride layer.




Figure 1

Fig. 2a




Fig. 2c




Fig. 3b

$\leftarrow W \rightarrow$




Fig. 3c




Fig. 3a

$\leftarrow W \rightarrow$




Fig. 4a




Fig. 4b




Fig. 4c




Fig. 5c




Fig. 5b




Fig. 5a




Fig. 6c




Fig. 6b




Fig. 6a




Fig. 7c




Fig. 7b




Fig. 7a




Fig. 8a




Fig. 8b




Fig. 8c




Fig. 9a




Fig. 9b




Fig. 9c




Fig. 10a




Fig. 10b




Fig. 10c














Fig. 11







IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application)	<u>PATENT APPLICATION</u>
)	
Inventor(s):)	
)	
SC/Serial No.:)	
)	
Filed:)	
)	
Title: SELF-ALIGNED TRIPLE GATE)	<u>Customer No. 23910</u>
SILICON-ON-INSULATOR (SOI) DEVICE)	

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name; I believe that I am the original, first and sole inventor (if one name is listed below), first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SELF-ALIGNED TRIPLE GATE SILICON-ON-INSULATOR (SOI) DEVICE

the specification of which (check applicable ones):

 X is filed herewith;

 was filed with the above-identified "Filed" date and "SC/Serial No."

 was amended on (or amended through) .

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment(s) referred to above. I acknowledge the duty to disclose information which is material to the examination of the application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

(1) Full name of sole
or first inventor: Zoran Krivokapic

(1) Residence: 2321 DeVarona Place
Santa Clara, California 95050

(1) Post Office Address: Same as above

(1) Citizenship: Slovenia

(1) Inventor's signature: 

(1) Date: 11/10/00

(2) Full name of second
joint inventor: Matthew Buynoski

(2) Residence: 2607 Emerson Street
Palo Alto, California 94306-2311

(2) Post Office Address: Same as above

(2) Citizenship: United States

(2) Inventor's signature: 

(2) Date: 10 Nov 2000

Title 37, Code of Federal Regulations, §1.56

**SECTION 1.56. DUTY TO DISCLOSE INFORMATION
MATERIAL TO PATENTABILITY**

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98.* However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

(1) It establishes, by itself or in combination with other information, a *prima facie* case of unpatentability of a claim; or

(2) It refutes, or is inconsistent with, a position the applicant takes in:

- (i) Opposing an argument of unpatentability relied on by the Office; or
- (ii) Asserting an argument of patentability.

A *prima facie* case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.

* §§1.97(b)-(d) and 1.98 relate to the timing and manner in which information is to be submitted to the Office.
